


INTRODUCTION

Evolution in automation is continuously growing and so its request for precision in measurement devices and consequentially also in absolute encoder. To satisfy these demands, absolute encoders have been designed with higher and higher resolutions. However, higher precision means an increasing number of bits and consequently a growing need of wires. SSI interface was created in order to contain installation costs and to simplify wiring. This interface transmits data in a serial mode by using only two signals (CLOCK and DATA), independently from the precision of the encoder.

DESCRIPTION

The SSI interface allows transmission of the absolute encoder position data by a serial line synchronized by a clock. The following figure shows the block diagram of an encoder featuring an SSI interface:




The working principle of an encoder with an SSI interface is very similar to a standard one. Main parts are: a light source, a disc with transparent and opaque windows, photo-electric receivers, comparison/trigger circuits, a parallel/serial converter, a mono-stable circuit, an input circuit for the clock signal and an output driver for the data signal.

The position data is obtained by the encoder reading system and continuously transmitted to a parallel/serial converter (based by a "shift register" with parallel loading). When the mono-stable circuit is activated by a clock signal transition, the data is stored and transmitted to the output synchronized with the clock signal. CLOCK and DATA signals are transmitted differentially (RS422) to enhance immunity from interference and to allow longer transmission distances.

WORKING PRINCIPLE

When quiescent, CLOCK and DATA signals have a high logical level and the monostable circuit is disabled.

1. On the first CLOCK falling edge monostable is activated and parallel value at the P/S converter input is stored into the shift register.
2. On the next CLOCK rising edge Most Significant Bit (MSB) is transferred into the DATA signal output.
3. On the next CLOCK falling edge (when the signal is stable) the controller acquires value from DATA signal and monostable is re-activated.
4. On each further CLOCK rising edge following bits up to the least significant one are copied in the DATA signal output and then acquired by the controller on falling edge.
5. At the end of the CLOCK pulse sequence, when the external control has also acquired the value of the Least Significant Bit (LSB), the CLOCK pulse sequence stops and therefore the monostable is no longer re-activated.
6. Once the mono-stable time (T_m) has passed, the DATA signal returns to a high logical level and monostable disables itself.



TRANSMISSION PROTOCOL

The frame length of the transmitted data depends only on the encoder type (singleturn or multiturn) and not on the resolution. In fact, the standard frame length for a singleturn encoder is 13 bits, while for a multiturn one is 25 bit.

With multitrurn encoder with number of revolutions > 4096 frame length is 27 bits (14 bits for revolutions + 13 bits for singleturn) and 32 bits (19 bits for revolutions + 13 bits for singleturn).

Frame alignment is on the center as shown on below table:

n = number of bits per revolution

T = number of bits for revolutions T_c = clock period

$T_a = \frac{T_m - T_c}{2}$ T_m = monoflop time

